Abstract: In this paper, we present an optimized FPGA implementation of a novel, fast and highly parallelized NTT-based polynomial multiplier architecture, which proves to be effective as an ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results